



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/053,973	01/22/2002	Kenneth Ostrom	35706.6300	9241

20322                      7590                      03/25/2004

SNELL & WILMER  
ONE ARIZONA CENTER  
400 EAST VAN BUREN  
PHOENIX, AZ 850040001

EXAMINER

LE, JOHN H

ART UNIT	PAPER NUMBER
----------	--------------

2863

DATE MAILED: 03/25/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/053,973	Applicant(s) OSTROM ET AL.	
	Examiner John H Le	Art Unit 2863	

-- The MAILING DATE of this communication appears on the cover sheet with the correspond nce address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1)  Responsive to communication(s) filed on 13 January 2004.
- 2a)  This action is **FINAL**.                      2b)  This action is non-final.
- 3)  Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4)  Claim(s) 1-17 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5)  Claim(s) 3-14 is/are allowed.
- 6)  Claim(s) 1,2 and 15-17 is/are rejected.
- 7)  Claim(s) \_\_\_\_\_ is/are objected to.
- 8)  Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9)  The specification is objected to by the Examiner.
- 10)  The drawing(s) filed on 22 January 2002 is/are: a)  accepted or b)  objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11)  The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12)  Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a)  All    b)  Some \*    c)  None of:
1.  Certified copies of the priority documents have been received.
2.  Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3.  Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

Art Unit: 2863

***Respons to Amendment***

1. This office action is in response to applicant's amendment received on 01/13/2004.

Claim 1 has been amended.

Claims 15-17 have been added.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 15-17 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 15 discloses a transient load generator for testing a microelectronic power delivery system, the generator comprising: a first voltage source (208) having a first output voltage; a control circuit (206) coupled to the first voltage source (208); a transistor (204) having a gate region coupled to the control circuit (206); and a second voltage source (102) having a second output voltage coupled to a drain region of the transistor, wherein the second output voltage is greater than the first output voltage.

Claim 15 discloses a transient load generator for testing a microelectronic power delivery system, the generator comprising: a first voltage source (108) having a first

Art Unit: 2863

output voltage; a control circuit (206) coupled to the first voltage source (108); a transistor (204) having a gate region coupled to the control circuit (206); and a second voltage source (208) having a second output voltage coupled to a drain region of the transistor, wherein the second output voltage is greater than the first output voltage.

Claim 15, line 4, "a control circuit (206) couple to the first voltage source (108)" was not described in the specification or in drawings.

Claim 15, lines 7-8, "the second output voltage (the second output voltage of the second source 102) is greater than the first output voltage (the first output voltage of the first source 208)" was not described in the specification or in drawings.

#### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless.–

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

5. Claims 1-2 are rejected under 35 U.S.C. 102(e) as being anticipated by Ehsani (USP 5,287,261).

Regarding claims 1-2, Ehsani teaches an apparatus for high power conversion using soft switching (Col.2, lines 30-34) for increasing in the load results in a transient condition (Col.5, lines 18-23), wherein the circuit comprising: a first voltage source V1; a control circuit coupled to a first voltage source V1; a transistor having a gate region

Art Unit: 2863

coupled to the control circuit; and a second voltage source  $V_{cc}$  coupled to a drain region and source region of the transistor (source region of transistor connect to GND (ground))(e.g. Fig.5).

***Allowable Subject Matter***

6. Claims 3-14 are allowed.
7. The following is a statement of reasons for the indication of allowable subject matter:

Regarding claim 3, none of the prior art of record teaches or suggests the combination of a transient load generator for testing a microelectronic power delivery system, wherein the generator comprising: a first voltage source having a first output voltage; a second voltage source having a second output voltage, wherein the second output voltage is greater than the first output voltage; a first current source coupled to the second voltage source; a second current source coupled to the second voltage source; a control circuit configured to receive an input trigger signal and transmit a corresponding signal to the second current source to switch the current source from an off state to an on state; a first transistor coupled to the first voltage source and the first current source; and a second transistor coupled to the second voltage source and the first transistor. It is these limitations as they are claimed in the combination, which have not been found, taught or suggested in the prior art of record, that make these claims allowable over the prior art.

Regarding claim 11, none of the prior art of record teaches or suggests the combination of a transient load generator for testing a microelectronic power delivery

Art Unit: 2863

system, wherein the generator comprising: a first voltage source having a first output voltage; a second voltage source having a second output voltage, wherein the second output voltage is greater than the first output voltage; a current source coupled to the second voltage source; a first transistor coupled to the current source and to ground; and a second transistor coupled to the current source and to ground. It is these limitations as they are claimed in the combination, which have not been found, taught or suggested in the prior art of record, that make these claims allowable over the prior art.

### ***Response to Arguments***

8. Applicant's arguments filed 01/13/2004 have been fully considered but they are not persuasive.

-Applicant argues that the prior did not teach, "a voltage source coupled to the source region of the transistor" as in claim 1.

- Ehsani teaches, "a voltage source coupled to the source region of the transistor" as discussed above.

### ***Conclusion***

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not

Art Unit: 2863

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

10. Specifically Ehsani has been added to second ground of rejection.


**Contact Information**

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to John H Le whose telephone number is 571-272-2275. The examiner can normally be reached on 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John E Barlow can be reached on 571-272-2269. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John H. Le  
Patent Examiner-Group 2863  
March 19, 2004

  
John Barlow  
Supervisory Patent Examiner  
Technology Center 2800